Is there a VHDL equivalent to Verilog's @(*), i.e., automatic process sensitivity list
Asked 2011-03-21T22:01:02.007
10
It is easy to update a combinatorial process and forget to update the sensitivity list. In Verilog the @(*) was introduced to say the sensitivity list is what is used in this process. Is there an equivalent in VHDL?