Alex Rivera | Logout

Questions tagged verilog

10 questions

Sort by: Newest Votes Active
13
votes
4
answers

Verilog sequence of non blocking assignments

verilog synthesis
asked 2013-03-30T11:48:39.433
16
votes
5
answers

Assert statement in Verilog

assert verilog
asked 2012-12-16T19:34:58.730
13
votes
3
answers

Verilog question mark (?) operator

operators vhdl verilog
asked 2012-09-09T02:48:06.697
11
votes
3
answers

How can I separate long statements into lines in Verilog

verilog system-verilog
asked 2012-07-17T11:42:56.527
13
votes
7
answers

is there a verilog tutorial where you build a very simple microprocessor?

verilog fpga microprocessors
asked 2012-04-25T19:18:19.770
11
votes
4
answers

What's included in a Verilog always @* sensitivity list?

verilog system-verilog digital-logic
asked 2012-03-11T21:27:26.897
26
votes
2
answers

ADDRESS WIDTH from RAM DEPTH

verilog system-verilog
asked 2011-03-11T06:20:58.057
16
votes
7
answers

Handling parameterization in SystemVerilog packages

verilog system-verilog
asked 2010-10-09T00:56:54.610
15
votes
6
answers

Microcontroller + Verilog/VHDL simulator?

microcontroller simulator verilog vhdl
asked 2008-12-17T19:23:59.277
21
votes
6
answers

Verilog automatic task

verilog
asked 2008-08-29T19:56:47.427